H-1B Job Board

Finding companies that sponsor visas is a lot of work.
We've made your life easier by compiling top companies and startups that hire foreign nationals.

Senior Design Engineer



Austin, TX, USA
Posted on Saturday, June 29, 2024

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

This is an Engineering position for High Speed Interconnect Products (HSIP).

Broadcom has the most extensive physical layer product portfolio in the industry including 800-Gigabit Ethernet Copper and Optical PHYs, Backplane SerDes, and Optical Transport. Broadcom's proven PHY technology offers lower power with a smaller footprint, as well as proven interoperability and advanced features, making it easier and less expensive to build an array of networking equipment, including telecommunications chassis, switches, routers, hubs and more.

In this role you will join a team of highly skilled designers involved in design, modeling, verification, and firmware development for the physical layer of high speed SerDes at speeds of 112Gbps and above with both analog and digital components.

Job Description

Looking for a design engineer to work on challenging high speed design of complex modules for Ethernet and PCIE cores used across multiple chips. You will be responsible for the modeling and simulations of DSP algorithm and implementation from system spec, verifying the hardware implementation, software co-development and verification.

Job Requirements:

  • A Bachelor’s Degree in Electrical and Electronic Engineering or Computer Science with 8+ years relevant industry experience or a Masters degree in Electrical and Electronic Engineering or Computer Science with 6+ years relevant industry experience.
  • Experience with digital signal processing.
  • Fluent in C++.
  • Demonstrate the ability to work through technology challenges and physical implementation issues associated with high-performance design implementations.
  • Additionally, the candidate should possess excellent communication and inter-personal skills to work closely with other team members and demonstrate an ability to learn new tools quickly.
  • Must have legal authorization to work in the US.

The candidate should have expertise in some of the following areas:

  • Digital signal processing knowledge.
  • Experience working with high speed silicon designs. Post silicon bring up experience is desirable.
  • Extensive experience with C++. Experience in Verilog is desirable.
  • Extensive use of Matlab, Perl, Python or other scripting languages.
  • Familiarity with digital chip design concepts, such as clocking, timing, pipelines, and performance vs area/power tradeoffs.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $91,200 - $152,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.