H-1B Job Board

Finding companies that sponsor visas is a lot of work.
We've made your life easier by compiling top companies and startups that hire foreign nationals.

Low Power RTL Design Engineer

Apple

Apple

Design
Sunnyvale, CA, USA
Posted on Oct 26, 2024

Summary

Posted:
Role Number:200571309
Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient / low power design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering teams. In this highly visible role, you will be at the center of low power logic design efforts with a critical impact on getting functional products to hundreds of millions of customers quickly. Will you join us and do the best work of your life here?

Description

In this role, you will be responsible for designing power management logic for complex wireless communication SoCs, including: - Define SoC power management features to meet product requirements. - Implement power management logic. - Work with XF teams to verify power management logic. - Support Power team on power analysis and post-silicon correlation efforts. - Post silicon bring up and debug support.

Minimum Qualifications

  • BS and 3+ years of relevant experience.
  • Proved track record in power / clock / reset management logic design.
  • Proficiency in Verilog language.
  • Power management logic verification and debug experience.
  • Understand ASIC low power design techniques
  • Knowledge of CDC, RDC, STA and UPF.
  • Experience with Power tools, e.g. PTPX and Power Artist.
  • Proficiency in scripting languages (Shell, Perl or Python).
  • Basic knowledge on common SOC components, e.g. CPU, fabric, peripherals and PCIe.
  • Strong problem solving and analytical skills.

Key Qualifications

Preferred Qualifications

  • SoC level power management logic experience.
  • SOC top level integration experience.
  • System architecture knowledge.
  • In depth knowledge of common SOC components, e.g. CPU, fabric, peripherals and PCIe.
  • Post-silicon functional debug and power correlation experience.

Education & Experience

Additional Requirements

Pay & Benefits

  • Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.