RTL Design Engineer
Apple
This job is no longer accepting applications
See open jobs at Apple.See open jobs similar to "RTL Design Engineer" Ellis H-1B.Summary
Description
Minimum Qualifications
Key Qualifications
- RTL design using Verilog or SystemVerilog, assertion writing
- Design of state machines, data paths, arbitration and clock domain crossing logic
- Logic synthesis, timing constraints
- Exposure to Design For Test, understanding of scan concept and writing DFT friendly RTL
- Unified Power Format for simulation, synthesis and electrical rule checking Equivalence checking
- Prior experience in DDR PHY design and mixed-signal environment is a plus
Preferred Qualifications
Education & Experience
Additional Requirements
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
This job is no longer accepting applications
See open jobs at Apple.See open jobs similar to "RTL Design Engineer" Ellis H-1B.