Cellular SOC Design Verification Engineer
Apple
Summary
Description
Minimum Qualifications
Key Qualifications
- Dedicated/hands-on ASIC DV experience.
- Advanced knowledge of HVL methodology (UVM/OVM) with most recent experience in UVM.
- Proven record of working full ASIC cycle from concept to tape-out to bring-up.
- Experience taping out large SOC systems with embedded processor cores.
- Hands-on verification experience of PCIe, Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment.
- In-depth knowledge and experience working with low-power design, UPF integration, boot-up, power cycling, and HW/FW interaction verification.
- Should be a great teammate with excellent communication and problem-solving skills and the desire to seek diverse challenges.
- BS and a minimum of 3 years of relevant industry experience is required.
Preferred Qualifications
Education & Experience
Additional Requirements
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.